

Chief Patron
Prof. J. P. Sharma
Hon'ble Vice-Chancellor, MPUAT, Udaipur

Patron
Prof (Dr.) Ajay Kumar Sharma
Dean, CTAE, MPUAT, Udaipur

Organizing Secretary
Dr. Sunil Joshi
Professor & Head, Department of ECE, CTAE, MPUAT

Coordinators
Dr. Navneet Agarwal, Assistant Professor ECE, CTAE
Mr. Deep Manwar, Assistant Professor ECE, CTAE
Dr. Chitrakant Sahu, Assistant Professor ECE, MNIT

Organizing Committee
Dr. Mahesh Kothari, TEQIP Coordinator, CTAE
Dr. Rohit Bhakar, TEQIP Coordinator, MNIT
Dr. Deepak Sharma, Administrative Officer, CTAE
Dr. D. Boolchandani, Prof.&Head, ECE MNIT
Dr. K.K. Sharma, Professor, ECE Department, MNIT
Dr. Naveen Choudhary, CSE Department, CTAE
Dr. R.R. Joshi, EE Department, CTAE
Dr. S.M. Mathur, FME, Department CTAE
Dr. M.A. Saloda, ME Department, CTAE
Dr. P.S. Champawat, PFE Department, CTAE
Dr. Sudhir Jain, REE Department, CTAE
Dr. H.K. Mittal, SWE Department, CTAE
Dr. A.K. Chittora, Basic Science Department, CTAE
Dr. S.C Jain, Mining Engineering Department, CTAE
Dr. Ravi.K. Sharma, Civil Department, CTAE
Ms. Prerna Dhull, ECE Department, CTAE
Mr. Vishwapriya, ECE Department, CTAE
Mr. Himanshu Mohan, ECE Department, CTAE
Dr. Suriti Gupta, ECE Department, CTAE
Mr. Lalit Verma, ECE Department, CTAE
Mr. Neeraj Chaoudhary, ECE Department, CTAE

Workshop
on
**VLSI Design and Testing Using
EDA Tools**
(March 18, 2019)

REGISTRATION FORM

Name _____
(In block letters)

Institution _____

Address _____

Phone _____

e-mail _____

Date _____ Signature _____

Contact Us:

Mr. Deep Manwar
Phone: +91 7573042214
e-mail: deep.manwar@gmail.com

Student Coordinators

Ashima Gupta
e-mail: ashimagupa27@yahoo.com
Anusha Mundra
e-mail: anushamundra99@gmail.com

Department of
Electronics and Communication Engineering
College of Technology and Engineering,
MPUAT, Udaipur



&




Malaviya National Institute of Technology
Jaipur

Jointly organizes

One day Workshop on
**VLSI Design and Testing
using EDA Tools**

March 18, 2019



**TECHNICAL EDUCATION QUALITY
IMPROVEMENT PROGRAMME-III**

Venue
Department of Electronics and Communication Engineering,
CTAE, MPUAT Udaipur-313001

ABOUT WORKSHOP

The objective of the workshop is to impart knowledge about technologies and trends pertaining to EDA tools in VLSI. Recent breakthrough in the silicon photonic technology are enabling the integration of optical devices into silicon based semiconductor processes. This is motivating investigations into applications beyond the traditional telecom. The workshop will be useful in updating domain knowledge and expertise.

LEARNINGS

Understanding the design automation for integrated optic system.

Understanding the EDA inspired design flow and synthesis for optical design automation.

Learning CAD for the design and the fabrication of optical logic chip.

Understanding the opportunities in the area of design automation.

Knowing about VLSI EDA tools.

AREAS TO BE COVERED IN THE WORKSHOP

SESSION I

Presenting work on design automation for integrated optic system, building block model for optical devices, EDA inspired design flow & synthesis algorithms for optical design automation, Boolean function decomposition, technology mapping, interconnect routing, thermal aware synthesis, research challenges and opportunities in the area of design automation for hybrid integration of Si photonics and CMOS technologies.

SESSION II

Back End Design in IC Nanometer Design, Custom IC Design (Back End), Need for ASIC, introduction to Mentor Graphics design flow, TANNER, Schematic design -Tanner EDA Tool, Functional Simulation (T-Spice), Waveform Viewer (W-Edit), Layout design (L-Edit), Physical verification with Mentor Graphics Calibre Tool, DRC, LVS, PEX, PERC, FPGA Design Flow, HDL Designer, ASIC Design using Leonardo Spectrum Tool, FPGA using Mentor Graphics Precision Synthesis Tool.

SPEAKERS

Dr. Priyank Kalla

Professor

Department of Electrical & Computer Engineering, University of Utah, Salt Lake City, USA

Mr. Upendra Kumar Gupta

Application Engineer

Trident Techlabs Pvt. Ltd. New Delhi

Dr. Chitrakant Sahu

Assistant Professor

Department of Electronics & Communication Engineering, MNIT, Jaipur

